

RH1056A

Precision, High Speed, JFET Input Operational Amplifier

#### DESCRIPTION

The RH1056A JFET input operational amplifiers combine precision specifications with high speed performance.


For the first time,  $16V/\mu s$  slew rate and 6.5MHz gainbandwidth product are simultaneously achieved with offset voltage of typically  $50\mu V$ ,  $1.2\mu V/^{\circ}C$  drift, bias currents of 40pA at 70°C.

The wafer lots are processed to LTC's in-house Class S flow to yield circuits usable in stringent military applications.


## **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage	±20V
Differential Input Voltage	±40V
Input Voltage	±20V
Output Short-Circuit Duration	Indefinite
Operating Temperature Range	-55°C to 125°C
Storage Temperature Range	-65°C to 150°C
Lead Temperature (Soldering, 10 sec)	300°C


## PACKAGE/ORDER INFORMATION



#### **BURN-IN CIRCUIT**



# TOTAL DOSE BIAS CIRCUIT



#### TABLE 1: ELECTRICAL CHARACTERISTICS (Preirradiation) (Note 2)

				T <sub>A</sub> = 25°C		SUB-	$-55^{\circ}C \leq T_A \leq 125^{\circ}C$			SUB-		
SYMBOL	PARAMETER	CONDITIONS	NOTES	MIN	TYP	MAX	GROUP	MIN	TYP	MAX	GROUP	UNITS
V <sub>OS</sub>	Input Offset Voltage		1			300	4			700	2, 3	μV
I <sub>OS</sub>	Input Offset Current	Fully Warmed Up T <sub>A</sub> = 125°C	3 3			10	1			1.5	2	pA nA
I <sub>B</sub>	Input Bias Current	Fully Warmed Up T <sub>A</sub> = 125°C	3			50	1			3.0	2	pA nA
R <sub>IN</sub>	Input Resistance				10 <sup>12</sup>							Ω
A <sub>VOL</sub>	Large-Signal Voltage Gain	$V_{S} = \pm 15V, V_{0} = \pm 10V, R_{L} = 2k$ $V_{S} = \pm 15V, V_{0} = \pm 10V, R_{L} = 1k$		150 130			4 4	40			5,6	V/mV V/mV
V <sub>0</sub>	Output Voltage Swing	$V_{\rm S} = \pm 15 V, R_{\rm L} = 2 k$		±12			4	±12			5,6	V
V <sub>CM</sub>	Input Common Mode Voltage Range	$V_{S} = \pm 15V$		±11			1	±11			2,3	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 11V$ $V_{CM} = \pm 10.5V$		86			1	85			2,3	dB dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 10V \text{ to } \pm 18V$ $V_S = \pm 10V \text{ to } \pm 17V$		90			1	88			2,3	dB dB
I <sub>S</sub>	Supply Current	$V_{\rm S} = \pm 15 V$				6.5	1					mA
SR	Slew Rate	$A_V = 1, V_S = \pm 15V$		10			7					V/µs
GBW	Gain-Bandwidth Product	$V_{\rm S} = \pm 15 V$			6.5							MHz
e <sub>n</sub>	Input Noise Voltage Density	$V_S = \pm 15V$ , f = 10Hz $V_S = \pm 15V$ , f = 1kHz			28 14							nV/√Hz nV/√Hz
i <sub>n</sub>	Input Noise Current Density	$V_S = \pm 15V$ , f = 10Hz $V_S = \pm 15V$ , f = 1kHz			1.8 1.8							fA/√Hz fA/√Hz
C <sub>IN</sub>	Input Capacitance				4				4			pF



#### TABLE 1A: ELECTRICAL CHARACTERISTICS (Postirradiation) (Note 4)

SYMBOL	PARAMETER	CONDITIONS	NOTES	10KRA Min	D(Si) Max	25KR MIN	AD(Si) Max	50KR Min	AD(Si) Max	100KF Min	RAD(Si) Max	200KF Min	RAD(Si) Max	UNITS
V <sub>OS</sub>	Input Offset Voltage		1		300		300		370		570		870	μV
I <sub>OS</sub>	Input Offset Current		3		±10		±50		±150		±250		±350	pA
I <sub>B</sub>	Input Bias Current		3		±50		±250		±500		±1000		±2000	pА
A <sub>VOL</sub>	Large-Signal Voltage Gain	$\begin{array}{l} V_0=\pm 10V,\ R_L\geq 2k\\ V_0=\pm 10V,\ R_L\geq 1k \end{array}$		150 130		150 130		150 130		100 87		75 65		V/mV V/mV
$\overline{V_0}$	Output Voltage Swing	$R_L \ge 2k$		±12		±12		±12		±12		±12		V
V <sub>CM</sub>	Input Common Mode Voltage Range	$V_{S} = \pm 15V$		±11		±11		±11		±11		±11		V
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 11V$		86		86		86		86		86		dB
PSRR	Power Supply Rejection Ratio	$V_{S} = \pm 10V$ to $\pm 18V$		90		90		90		90		90		dB
I <sub>S</sub>	Supply Current				7		7		7		7		7	mA
SR	Slew Rate	$A_V = 1, V_S = \pm 15V$		10		10		9		9		9		V/µs
CIN	Input Capacitance			3(T	yp)	3	(Тур)	3	в(Тур)	3	(Тур)	3(	(Тур)	pF

**Note 1:** Unless otherwise specified, the absolute maximum negative input voltage is equal to the negative power supply voltage. Offset voltage is measured under two different conditions: (a) approximately 0.5 seconds after application of power, (b) at  $T_A = 25^{\circ}C$  only, with the chip heated to approximately 45°C to account for chip temperature rise when the device is fully warmed up.

Note 2: Unless otherwise stated,  $V_S$  =  $\pm 15V;$  and  $V_{OS},$   $I_B$  and  $I_{OS}$  are measured at  $V_{CM}$  = 0V.

**Note 3:** The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature, T<sub>J</sub>. Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, P<sub>D</sub>. T<sub>J</sub> = T<sub>A</sub> + ( $\theta_{JA} \bullet P_D$ ) where  $\theta_{JA}$  is the thermal resistance from junction to ambient.

Note 4: Unless otherwise stated,  $V_S = \pm 15V$ ,  $V_{CM} = 0V$  and  $T_A = 25^{\circ}C$ .

## TABLE 2: ELECTRICAL TEST REQUIREMENTS

MIL-STD-883 TEST REQUIREMENTS	SUBGROUP
Final Electrical Test Requirements (Method 5004)	1*,2,3,4,5,6,7
Group A Test Requirements (Method 5005)	1,2,3,4,5,6,7
Group B and D for Class S, and Class C and D for Class B End Point Electrical Parameters (Method 5005)	1

\* PDA applies to subgroup 1. See PDA Test Notes.


#### PDA Test Notes


The PDA is specified as 5% based on failures from group A, subgroup 1, tests after cooldown as the final electrical test in accordance with method 5004 of MIL-STD-883. The verified failures of group A, subgroup 1, after burn-in divided by the total number of devices submitted for burn-in in that lot shall be used to determine the percent for the lot.

Linear Technology Corporation reserves the right to test to tighter limits than those given.




## **TYPICAL PERFORMANCE CHARACTERISTICS**






**Common Mode Rejection Ratio** 



**Power Supply Rejection Ratio** 



I.D. No. 66-10-0160 Rev. A 0806

LT 0806 200 REV A · PRINTED IN USA 

© LINEAR TECHNOLOGY CORPORATION 1989

郒



Linear Technology Corporation 1630 McCarthy Blvd., Milpitas, CA 95035-7417 (408)432-1900 • FAX: (408) 434-0507 • www.linear-tech.com

4